Abstract-This paper presents a new DAC design strategy to achieve a wideband dynamic linearity by increasing the bandwidth of the output impedance. In order to reduce the dominant parasitic capacitance of the conventional matrix structure, all the cells associated with a unit current source and its control are stacked in a single column very closely (stacked unit cell structure). To further reduce the parasitic capacitance, the size of the unit current source is considerably reduced at the sacrifice of matching yield. The degraded matching of the current sources is compensated for by a self-calibration. A prototype 6-bit 3.3-GS/s current-steering full binary DAC was fabricated in a 1P9M 90 nm CMOS process. The DAC shows an SFDR of 36.4 dB at 3.3 GS/s Nyquist input signal. The active area of the DAC occupies only 0.0546 mm 2 (0.21 mm x 0.26 mm).
I. INTRODUCTION
Emerging high speed data communication systems such as 60-GHz WPAN and ultra-wideband (UWB) radios require high speed data converters with GHz-order sampling rates. One of the critical design issues with high speed DACs is how to preserve the dynamic linearity (spurious free dynamic range, SFDR) at high frequency signals while avoiding reduction of the output impedance [1, 2] . The common-centroid based twodimensional (2-D) current source array [2, 3] is a suitable DAC architecture for good static linearity (DNL/INL). However, when it comes to the dynamic linearity, i.e. SFDR, the common-centroid based two-dimensional (2-D) current source array may not be the best choice because of the large parasitic capacitance at the output of the current source. This paper focuses on the dynamic linearity of a high speed DAC and presents a new design strategy to achieve wideband linearity from a high-speed 6-bit current-steering DAC. In order to minimize the parasitic capacitance at nodes in the output current path, this study proposes a stacked unit cell structure that minimizes the length of the interconnection wires. In addition, to further reduce the capacitance, the current source size is considerably reduced at the cost of increased mismatch. The degraded matching yield is compensated for by a self-calibration.
In the next section, design considerations for the wideband DAC are discussed. The proposed wideband DAC architecture is presented in Section III. In Section IV, the self-calibration scheme for the suggested design is explained. Measurement results are discussed in Section V, and Section VI concludes the paper.
II. DESIGN CONSIDERATIONS FOR
WIDEBAND DAC Fig. 1(a) shows a representative structure of a 2-D current-matrix-based current-steering DAC with a schematic of a 1-bit cell. The structure is good for cell matching owing to the compact current source array, often with common centroid or randomized cell placement [3] [4] [5] . However, one drawback with this Manuscript received Oct. 6, 2011; revised Jan. 29, 2012. Dep. EE., KAIST, Daejeon, Republic of Korea E-mail : sinai@kaist.ac.kr, stryu@ee.kaist.ac.kr structure is that the spread of current sources (M CS ) for better static matching requires relatively long interconnection wires, which results in large parasitic capacitance (C 0 ) at the output of the current sources.
C 0 reduces the output impedance as the signal frequency increases and, thus, SFDR degrades. In order to alleviate the effect of C 0 at high frequency, many designs have employed cascode current sources (M CAS + M CS ) [2, 3] to increase both the static and dynamic output impedance. The cascode transistor (M CAS ) on top of the current source (M CS ) provides high output resistance at low frequency. One drawback with the cascode structure might be the added junction capacitance at C 0 by M CAS .
Even though the cascode current source comes at the expense of increased C 0 , the increased output resistance at DC and small C 1 provides wider bandwidth of output impedance than does the simple current source. Fig. 2 illustrates the output impedance characteristics of the simple current source, the cascode, and the proposed design. Here, it is assumed that the switch transistors (M SW in Fig. 1 ) work in the saturation region when they are on. In order to reduce the parasitic capacitance C 1 , the sizes of M SW and M CAS can be minimized by considering the operational voltage conditions. Another drawback of the cascode current source that we can think of is that the insertion of M CAS reduces the available V DS of M CS . Therefore, the overdrive voltage (V OV = V Dsat = V GS -V TH ) of M CS should be reduced with increased transistor size, which increases C 0 . However, since the routing parasitic at the drain of M CS is more dominant, M CS does not increase C 0 substantially in the 2-D structure. A side effect of the reduced V OV in M CS is that the current matching characteristic degrades according to (1) [6] . This problem will be revisited in Section III with
the proposed design. Even though C 0 has not been a serious problem, as the sampling frequency further increases to more than several GHz, it can be difficult to secure sufficient output impedance up to the Nyquist frequency. As the graph 'Cascode' in Fig. 2 illustrates, the long routing line (L A ) at the drain node of M CS makes large capacitance (C 0A ). Thus, if the routing (L B ) wire can be shortened the value of capacitance (C 0B ) can be reduced substantially (P 0 can be located close to P 1 ) and consequently the impedance bandwidth will be extended.
III. PROPOSED WIDEBAND DAC ARCHITECTURE
To extend the bandwidth of the output impedance, the present work focuses on reducing C 0 . Reduction of C 0 is achieved in this work by two design approaches: 1) minimization of the interconnection path from the current source to the current switch, and 2) reduction of the current source size at the expense of degraded matching yield. In order to minimize C 0 from the interconnection lines, all the elements for a unit current cell, including its control, are stacked in a single column; the structure is referred to as a Stacked Unit Cell (SUC) in this paper, as the B 0 cell in Fig. 1(b) illustrates. In order to avoid design complexity, the DAC was designed in a full binary-weighted manner. Since M CS , M CAS , M SW , and a latch for switch driving are stacked closely, the parasitic capacitances due to the interconnection lines between them, i.e. C 0 and C 1 , are minimized. To construct a binary weighted current-steering DAC, all the SUCs are placed in a single line and grouped for binary-weight generation.
This structure provides a very compact layout. In contrast to the traditional 2-D current source array, in which the contribution of the junction capacitance of M CS is not significant due to the excessive interconnection parasitic capacitance, the proposed SUC structured single-line layout scheme can be dominantly affected by the junction capacitance of the transistors. This implies that the pole frequency P 0 can be pushed to a higher frequency by using a smaller transistor size. Table 1 shows how we were able to reduce C 0 in this design. Since this work targets 6-bit resolution, the required output impedance values Z imp for 0.5 LSB INL and for 38 dB SFDR are 98.5 KΩ and 50 KΩ, respectively [7, 8] . Row (a) in Table 1 is the current source design result for a 6-bit DAC with 3σ yield for 0.5LSB INL. In order to further extend the bandwidth of the output impedance, the overdrive voltage of M CS was increased by 40mV with reduced W/L in order to reduce the current source size (row (b) in Table 1 ). In addition, we guarantee only a 4-bit linearity (0.5 LSB INL with 3-sigma yield) even though the design target is 6-bit resolution. As row (b) illustrates, the 4-bit matching design with enhanced V ov and the reduced transistor size reduces the parasitic capacitance by about 1/3 while at which bandwidth of the output impedance (frequency where Z imp =50 KΩ) is extended 2.5-fold (up to 6 GHz) compared with that of the 6-bit yield design shown in (a). While the proposed design extends the bandwidth of the output impedance, the DC resistance is degraded due to the reduced output resistance (r o ) of the current source, as delineated in (2) . However, the output resistance of the unit current source is set at 650 KΩ, guaranteeing the required static linearity.
In order to minimize glitches during the transition period, the latch introduced in [2] was used. The latch synchronizes the control signals in front of the switch transistors. In addition, by raising the crossing point of the differential input signals, the NMOS switches are not turned off simultaneously and the voltage fluctuation at the source coupled node is mitigated. In order to obtain high frequency input data and clock signal, a typical differential receiver was used [1] .
IV. SELF-CALIBRATION FOR CURRENT MISMATCH
The degraded matching between the current sources due to the reduced yield design for wideband dynamic linearity in the single line SUC array is compensated for by a self-calibration. Since only a 4-bit linearity is guaranteed by the designed transistor size, current sources for the fifth and sixth bits (B 4 and B 5 ) are calibrated. Fig. 4(a) and (b) illustrate the operational principle of the current source calibration with simple block diagrams, which is a quite popular method [9] . In order to calibrate the B 4 segment (Fig. 4(a) ), the currents from the lower bits (B 3 ~ B 0 ) and the dummy current whose amount is the same as that of B 0 are added together and then the added current is compared with the current from the B 4 segment. Until the polarity of the comparator changes, the input code of CAL-DAC is controlled. A detailed calibration scheme for B 4 is illustrated in Fig. 5 with a transistor-level circuit diagram.
The main current source array for B 4 (MSB-1 bit) was designed with 15 unit current sources, instead of 16, for a nominal current of 15 I UNIT . The calibration DAC for the B 4 segment (Cal-DAC4) has a 4-bit resolution with LSB current of 1/8 I UNIT and a full current of 2 I UNIT . In its calibration period (VC=1), the total current from the termination current source (DUM with I UNIT ) and B 3 ~ B 0 segments, whose nominal value is 16 I UNIT , is compared with the sum of the current from the B 4 segment and from Cal-DAC4. Cal-DAC4 increases its current until the polarity of the current comparator changes.
The calibration operation for B 5 is similar to that for B 4 except that it operates when VC=0 (VCB=1); the calibration DAC for B 5 (Cal-DAC5) has a 5-bit resolution. The B 5 segment has a nominal current of 30 I UNIT instead of 32 I UNIT and Cal-DAC5 has a full current of 4 I UNIT . Since the current comparison is done in the foreground with a different current path, not to the output load, the comparator can incorporate large transistors for small offset. Our Monte-Carlo simulation estimated the 1-sigma offset value of the current comparator at 2.3 µA, which is sufficiently small for 6-bit DAC calibration because the 1LSB current of the main DAC is 64 µA. The PMOS load of the comparator was laid out in a common-centroid fashion for offset reduction. 
V. MEASUREMENT RESULTS
A prototype of the proposed 6-bit DAC was implemented in 90 nm CMOS technology. The chip photo is shown in Fig. 6 . Note that the area occupied by the cascode current sources and the switches is as small as 10 µm x 260 µm owing to the single-line layout.
Most of the area of SUC is occupied by the 100 µm-high latches for the switch driver. The total active area, including the loosely drawn calibration control logic, is 210 µm x 260 µm.
The measured static linearity is shown in Fig. 7 . Before calibration, the peak DNL and INL are -1 LSB and -0.71 LSB, respectively. After calibration, the peak DNL and INL are reduced to -0.22 LSB and 0.25 LSB.
Dynamic performance was measured at several sampling frequencies. Fig. 8 shows the measured 46.2 dB SFDR for 51 MHz input signal frequency, at 3.3 GS/s.
The SFDR for the Nyquist input at 3.3 GS/s is 36.4 dB as shown in Fig. 9 . Due to the degraded matching property of the signal path on the test board, THD performance is not so good.
The summary of the measured SFDR as a function of signal frequency at 1 GS/s, 2 GS/s, and 3.3 GS/s is presented in Fig. 10 . SFDR at 3.3 GS/s (0.1 ~ 0.4 Fsig/Fclk) is degraded. In the measurement, S11 of the output network on the evaluation board showed degrading performance as the frequency increases. Table 2 summarizes the measured performances of the proposed DAC. Performance comparison is shown in Table 3 . Both [1] and the proposed design basically do not have the problem for the operation in 3 GS/s sampling rate. However, in the simulation, the proposed DAC showed wideband output impedance up to 6 GS/s while conventional cascade design showed limited output impedance up to 3 GS/s. Thus, the proposed SUC is potentially suitable for future high-speed wideband application. Unfortunately, our design did not show such a good performance in the measurement due to impedance matching.
The proposed design occupies the smallest possible area, only 0.0546 mm 2 . Due to the complicated latch design according to [2] , power consumption is larger than other designs. Power consumption information of a proposed design is given in Table 4 .
VI. CONCLUSIONS
This paper presented a design methodology for realizing a full binary DAC that provides good dynamic linearity at high frequency. The stacked unit cell structure minimizes the active area of the DAC and the parasitic capacitance of the current sources, which maintain high output impedance at high frequency. Although the prototype did not show constant performance for the entire range of output signal frequency, it exhibited dynamic performance at the Nyquist frequency superior to that of the state of the art 6-bit DAC. The design strategy can be useful for wideband DAC design for future communication applications. 
